View NTE3882_1290893.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NTE3882 Integrated Circuit NMOS, Counter Timer Control (CTC)
Description: The NTE3882 Counter Timer Circuit (CTC) is a programmable, four channel device in a 28-Lead DIP type package that provides counting and timing functions for the NTE3880. The NTE3880 configures the NTE3882's four independent channels to operate under various modes and conditions as required. The internal structure of the NTE3882 consists of an NTE3880 bus interface, internal control logic, four counter channels, and interrupt control logic. Each channel has an interrupt vector for automatic interrupt vectoring, and interrupt priority is determined by channel number with channel having the highest priority. The channel logic is composed of 2 registers, 2 counters and control logic. The registers include and 8-bit time constant register and an 8-bit channel control register. The counters include as 8-bit readable down counter and an 8-bit prescaler. The prescaler may be programmed to divide the system clock by either 16 or 256. Structure: D N-Channel Silicon Gate Depletion Load Technology D Single 5V Supply D Single Phase 5V Clock D Four Independent Programmable 8-Bit Counter/16-Bit Timer Channels Features: D Each Channel may be Selected to Operate in Either a Counter Mode or Timer Mode D Programmable Interrupts on Counter or Timer States D A Time Constant Register Automatically Reloads, the Down Counter at Zero and the Cycle is Repeated D Readable Down Counter Indicates Number of Counts-to-Go until Zero D Selectable 16 or 256 Clock Prescaler for Each Timer Channel D Selectable Positive or Negative Trigger may Initiate Timer Operation D Three Channels have Zero Count/Timeout Outputs capable of Driving Darlington Transistors D Daisy Chain Priority Interrupt Logic Included to Provide for Automatic Interrupt Vectoring without External Logic D All Inputs and Outputs Fully TTL Compatible
Absolute Maximum Ratings: Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +70C Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to +150C Voltage On Any Pin With Respect to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +7V Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8W Note 1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC Characteristics: (TA = 0 to 70C, VCC = 5V 5% unless otherwise specified)
Parameter Clock Input Low Voltage Clock Input High Voltage Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Power Supply Current Input Leakage Current Tri-State Output Leakage Current in Float Tri-State Output Leakage Current in Float Darlington Drive Current Symbol VILC VIHC VIL VIH VOL VOH ICC IL1 ILOH ILOL IOHD IOL = 2mA IOH = -250A TC = 250ns VIN = 0 to VCC VOUT = 2.4 to VCC VOUT = 0.4V VOH = 1.5V, REXT = 390 Test Conditions Min -0.3 VCC-0.6 -0.3 2.0 - 2.4 - - - - -1.5 Typ - - - - - - - - - - - Max 0.45 VCC+3 0.8 VCC 0.4 - 120 10 10 -10 - Unit V V V V V V mA A A A mA
Capacitance: (TA = +25C, f = 1MHz unless otherwise specified)
Parameter Clock Capacitance Input Capacitance Output Capacitance Symbol C CIN COUT Test Conditions Unmeasured Pins Returned to GND Min - - - Typ - - - Max 20 5 10 Unit pF pF pF
AC Characteristics: (TA = 0 to 70C, VCC = 5V 5% unless otherwise specified)
Parameter Clock Cycle Time Clock Width (High) Clock Width (Low) Clock Fall Time Clock Rise Time All Hold Times CS to Clock Setup Time CE to Clock Setup Time IORQ to Clock Setup Time RD to Clock Setup Time Symbol TcC TwCH TwCL TfC TrC Th TsCS(C) TsCE(C) TsIO(C) TsRD(C) Test Conditions Min 400 170 170 - - 0 250 200 250 240 Typ - - - - - - - - - - Max Note 2 2000 2000 30 30 - - - - - Unit ns ns ns ns ns ns ns ns ns ns
Note 2. TcC = TwCH + TwCL + TcC + TrC.
AC Characteristics (Cont'd): (TA = 0 to 70C, VCC = 5V 5% unless otherwise specified)
Parameter Clock to Data Out Delay Clock to Data Out Float Delay Data In to Clock Setup Time M1 to Clock Setup Time (INTA or M1 Cycle) M1 to IEO Delay (Interrupt Immediately Preceding M1) IORQ to Data Out Delay (INTA Cycle) IEI to IEO Delay IEI to IEO Delay (After ED Decode) Clock to INT Delay CLR/TRG to INT (TsCTR(C) Satisfied) CLR/TRG to INT (TsCTR(C) Not Satisfied) CLK Cycle Time CLK/TRG Rise Time CLK/TRG Fall Time CLK/TRG Width (Low) CLK/TRG Width (High) CLK to Clock Setup Time for Immediate Count TRG to Clock Setup Time for Enabling of Prescaler on Following Clock Clock to ZC/TO Delay Clock to ZC/TO Delay Symbol TdC(DO) TdC(DOz) TsDI(C) TsM1(C) TdM1(IEO) TdIO(DOT) TdIEI(IEOf) TdIEI(IEOr) TdC(INT) Note 4, Note 5 Note 3 Note 4 Note 4 Timer Mode Test Conditions Note 3 Min - - 60 210 - - - - - - - TcCTR TrCTR TfCTR TwCTRL TwCTRH TsCTR(Cc) TsCTR(Ct) TdC(ZCTOr) Counter Mode Timer Mode Counter Mode 2TcC - - 200 200 300 210 260 190 Typ - - - - - - - - - - - - - - - - - - - - - 300 340 190 220 TcT + 220 TcC + 230 2TcC + 530 - 50 50 - - - - - - Max 240 230 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
TdCTK(INT) Counter Mode
Note 3. Increase delay by 10ns for each 50pF increase in loading, 200pF maximum for data lines and 100pF for control lines. Note 4. Increase delay by 10ns for each 10pF increase in loading, 100pF maximum. Note 5. 2.5 TcC > (N-2) TdIEI(IEOF) + TdIM1(IEO) + TsIEI(IO). Note 6. RESET must be active for a minimum of 3 clock cycles.
Pin Connection Diagram D4 1 D5 2 D6 3 D7 4 GND 5 RD 6 ZC/TO0 ZC/TO1 8 ZC/TO2 9 IORQ 10 IEO 11 INT 12 IEI 13 M1 14 7 28 D3 27 D2 26 D1 25 D0 24 (+) 5V 23 CLK/TRG0 22 CLK/TRG1 21 CLK/TRG2 20 CLK/TRG3 19 CS1 18 CS0 17 RESET 16 CE 15 System Clock Input
14
1
15
28
1.469 (37.32) Max
.540 (13.7) .250 (6.35)
.100 (2.54) 1.300 (33.02)
.122 (3.1) Min
.600 (15.24)

▲Up To Search▲

Price & Availability of NTE3882

	To Download NTE3882 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .